Abstract
Introduction
Timing is traditionally treated as a hard constraint throughout the system design process. As a result, applications are often pessimistically analyzed for worst case scenarios and their slowest responses determine their performance. Although this is a necessity for hard realtime applications, their soft realtime counterparts can occasionally take longer than the deadline to finish some tasks 1 . They are often expected to guarantee an expected delay (or latency) rather than a worst case execution time over the input data space. Therefore, realistic statistical design techniques, as opposed to pessimistic worst case analysis, are required to automate the design process for such application domains.
In this paper, we present a probabilistic delay budgeting technique for soft realtime applications. Our technique, which is based on mathematical properties of our model, relaxes the timing constraints of different components of a design, while guaranteeing that the expected delay of the application does not violate a given constraint. We develop and employ an optimal incremental delay relaxation algorithm for each component of the design. The incremental technique is integrated into a higher level probabilistic algorithm that performs time budgeting for the entire design. Note that the output design might (and most probably will) have a larger delay than the constraint for infrequent input patterns. However, it is guaranteed that the expected delay over the entire input data space meets the given constraint.
We apply our algorithm to core-based synthesis of application CDFGs. The components with relaxed timing constraint are optimized to improve design energy and area. Experimental results on several multimedia applications show an average of about 20% and 19% energy and area improvement over not using our technique, respectively. Figure 1 illustrates the application model, and its corresponding hardware realization that is used throughout this paper. We use the wellknown control data flow graph (CDFG) structure to model a given application or its compute-intensive kernels, where nodes represent application basic blocks (tasks), and outgoing edges of a node denote control 1 The argument pertains to system/application level design as opposed to gate/layout level, where critical paths determine the clock period flow edges. Nodes of the graph take a given amount of time to finish their execution (called delay or latency). Edges of the graph model the dependency among tasks and are assumed to have zero delay. Note that our model can capture edge delays by inserting a dummy node on the edge whose delay is equal to the original edge delay. Therefore, our model is not restricted to ignore communication latency. Each basic block has an internal data flow graph (DFG), which is composed of a number of basic operations. The compute model within a node (DFG) differs from the CDFG in that all of the DFG paths are activated at runtime, and therefore, all of the paths have to meet the timing constraint of the basic block ( Figure 1 ). The synthesized hardware is a pre-optimization design that has a separate datapath for each basic block. When the execution of a basic block is finished, depending on the computation result, it invokes another dependent basic block. Hence, depending on the input data, one and exactly one path in the graph is executed at runtime. Edges of the graph are annotated with the probability of taking that edge if its source node is executed. For example in Figure  1 , bb1 upon completion might invoke bb2 or bb3 with probability C 1 or C 1 , respectively. The probabilities are profiled over the input data space and are assumed to be known a priori.
Background

Application and Execution Model
We assume that there is no backward edge in the CDFG. Loops and other type of backward edges are removed from the CDFG by preprocessing, which is performed by either putting loops into nodes and forming complex nodes, or completely unrolling the loops and removing them from the application. If neither complex node formation nor complete unrolling are possible, we focus on the body of the loop, which constitutes the compute-intensive kernel of the application. Figure 2 illustrates an example application, its execution traces, and several examples of delay budget assignment under expected delay constraint. In this example, task (basic block) c upon completion might invoke task d or e with probability 0.9 or 0.1, respectively. The dashed paths demonstrate the possible execution traces of the application. Each trace is annotated with the probability of its activation over the input data space. Note that the number of execution traces can grow exponentially with the number of edges in the graph.
Motivating Example
To motivate the idea of time budgeting under expected delay constraint, let us assume that the delay of the tasks are as shown in the "original delay" column of the table, and the application's expected delay constraint is 5. Originally, the expected delay of the application is 4.52 over the input data space. We can slow down some tasks to optimize This paper provides detailed formulation, property analysis, and efficient algorithms to address the delay budget management under expected delay constraint. We develop and utilize an optimal incremental delay budgeting algorithm for each node (basic block), which is used to maximize the utility function for the entire application. Note that after delay budget assignment, infrequent execution traces might take longer than the expected delay. This makes the problem drastically different from conventional pessimistic analysis, where all paths must meet the timing constraint.
Related Work
The concepts of slack and timing relaxation have been extensively studied in the synthesis community. Time budgeting on directed acyclic graph, while different in principle, relates to the conventional slack idea [7] . However, our problem at hand is different due to the soft realtime constraints, and the probabilistic nature of the required analysis. The budgeting problem on a graph (both temporal and spatial budgeting) has been studied for many different applications. Timing-driven placement and floor planning is one such example, during which the issue of delay budgeting has been addressed by several researchers [1, 3, 12, 14, 5] . Moreover, delay budgeting has been utilized to perform gate and wire sizing for power optimization. Under a given timing constraint, budget management can be applied to find a set of nodes/edges in the netlist graph such that their physical size or power dissipation can be reduced by mapping to smaller, or power-efficient cell instances with larger delays from a target library [3, 9, 16] . High-level synthesis is another application, in which timing slack of the operations is utilized for optimization in area and power. Examples are the algorithms and techniques developed for area minimization in pipelined datapath [18] and power minimization under timing constraint [11, 22] .
The techniques employed in above papers are sub optimal heuristics driven from Zero Slack Algorithm [17] and MISA [2] . In our previous result [19] , we solved various non-probabilistic formulations of the problem through a unified theoretical framework. In this paper, we extend our previous work to incrementally solve the problem of delay budget assignment for each basic block of the CDFG. Furthermore, we develop a probabilistic analysis framework that considers the stochastic behavior of the application over the input data space.
Target Application Domain
We focus on the class of soft realtime applications that perform intensive computations and demand hardware realizations for realtime performance. Examples include multimedia applications such as video encoding/decoding, and image compression. Such applications are often characterized by their intensive, periodic, heavily input data dependent (content dependent), and loss tolerant behavior.
While intensity and periodicity impose timing constraints on the designs that target such applications, content-sensitivity and loss-tolerance allow occasional violations of the timing constraint for infrequent input data. For example, a video decoder can occasionally skip a frame without affecting the user experience. For such application domains, guaranteeing an expected delay for each period of execution is as good as maintaining a hard timing constraint. In practice, the former is often preferred due to the potentials of further optimizations under softer timing constraints.
In this paper, we target the aforementioned class of applications and hence, assume that the application demands a guarantee on the expected delay. Furthermore, we assume that the input data, or a representative subset of it, is available at the design time. This is a reasonable assumption that allows us to profile the probability of each execution trace in the application CDFG.
Formalizations and Problem Statement
A given application can be represented as a directed acyclic graph G = (V, E), where V is a set of vertexes and E is a set of directed edges. Each vertex v ∈ V represents a task (basic block) of the application that takes d v units of time to perform its computation. When v i finishes its computation, it invokes exactly one of its successor (dependent) nodes depending on the computation results. Edge e i j ∈ E models the data dependency between v i and v j , denoting that v j can start its computation only when v i is finished and e i j is selected to continue the execution trace of the application. There is a probability p i j associated with each e i j ∈ E that corresponds to the probability of taking e i j when node v i finishes its computation, over the input data space. Similarly, for each node v i , its probability p i , is defined as the probability of the execution trace visiting node i. It follows that for every vertex ∑ j∈ f anout(i) p i j = 1.
A source node s ∈ V , is a vertex without incoming edges, and a sink node t ∈ V , is a vertex without outgoing edges. We assume that there is exactly one source and exactly one sink node in G. A CDFG with more than one source (sink) node can be transformed to comply with this constraint by adding a dummy source (sink) with zero delay, and connecting it to all application source nodes (all application sink nodes to it). An execution trace (or simply a trace) of the application is a directed path from s to t in G. Let XT be the set of execution traces of G. Note that | XT | can grow exponentially with respect to | E |. A trace can be represented by the edges that appear in the path from s to t. We use the notion e si → e i j → ... → e ut to represent those edges.
The probability of an execution trace x = e si → e i j → ... → e ut or P x is defined as the probability of the application taking x at runtime, over the input data space. Hence, if x = e si → e i j → ... → e ut then P x = p si p i j ... p ut . The runtime or delay of trace x or D x , is defined as the application's runtime when taking trace x and is equal to
A partial execution trace refers to a subset of an execution trace that connects two nodes that lie on the trace. Let x i j denote a partial execution trace that starts from node i and finishes at node j. We use XT i j to refer to the set of all possible x i j (all possible partial execution traces that start at i and finish at j). We define P xij and P i j as the probability of the execution of a particular partial trace x i j , or one of traces in XT i j , respectively. By definition, P st = 1. Note that we use the lower case variables d and p to refer to delay of a node, and probability of a/an node/edge, respectively. The upper case variables D and P denote the delay and probability of a (partial) trace. Considering the notion of partial execution trace, we have:
Any node i induces a subgraph on G that is composed of nodes and edges that can be visited by some x si . We extend the notion of expected delay to such induced subgraphs. That is, d exp (G i ) is the expected delay of the subgraph, induced by treating node i as the sink node. Let us assume that each node v i ∈ V utilizes a unit of slow down in its delay with weight w i . The problem of timing budget management for soft realtime applications can be formally stated as:
Given G(V, E), vectors p, d, and w, and an expected delay constraint, D max , the objective is to determine an integral delay relaxation budget b i for each v i that maximizes ∑ w i .b i (Note that the delay of node v i after assigning the delay budget would be d i + b i ) Subject to expected delay constraint for the application:
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Where D x is the updated delay of trace x after slowing down the nodes by vector b. In practice, the application, its timing constraint, and the library elements are the only available inputs. Hence, the remaining input parameters, i.e., vectors p, d and w, have to be automatically determined. Vector p is determined by profiling the application over input data space. In section 7 we prove properties by which, vectors d and w are determined.
Tractable Expected Delay Calculation
The expected delay of an application is d exp (G) = ∑ x∈XT P x D x , by definition. However, the number of execution traces of an application can grow exponentially with respect to the problem size (number of nodes or edges in the graph). Therefore, the complexity of definitionbased approach to calculating the expected delay can be prohibitive. In this section, we prove some interesting properties of the problem by which, we can rapidly relate the expected delay of the application to parameters that are easy to calculate from problem inputs. To do so, we break the execution traces over fanins of t. Figure 3 assists in visualizing the following equations:
Equation 3 presents a recursive method to calculate the expected delay of G based on the partial expected delay at fanins of t. We can reuse equation 3 for subgraphs induced by fanins of t, to plug in the expanded forms for d exp (G i ) and eliminate the recursion. A non-recursive solution is favorable due to its practicality and improved complexity, especially if it results in a simple fast method to calculate the expected delay.
When expanding equation 3, each edge is accounted for exactly once in reverse topological order. For each edge e i j , the source node i, contributes to d exp (G) with the term p i j .d exp (G i ). Interestingly, the addition of all such terms for fanouts of a node, is equal to d exp (G i ) (note that ∑ j∈ f anout(i) p i j = 1). We can reuse equation 3 to expand d exp (G i ), which would contribute to d exp (G) with the term d i .P si . However, P si is the probability of the execution trace going through node i over the input data space, which is equivalent to p i , by definition. Therefore:
Theorem 1. The expected delay of an application under execution model explained in Section 5 can be calculated using the following equation in O(E). Note that each edge has to be traversed once to determine node visiting probabilities.
Detailed proof is omitted for brevity, however, an outline of the proof is sketched in the aforementioned arguments. Theorem 1 provides a very intuitive expression for the expected delay: The contribution of a node to the application's expected delay, is its intrinsic delay times the likelihood of that node being visited during application runtime (no matter what trace is taken as long as the node is executed). This can be easily verified on small examples and special cases such as paths, or symmetric graphs. In addition, it raises the point that infrequently visited nodes can be assigned large delay budgets with little effect on application's expected delay. This property is further analyzed in subsequent sections.
Timing Budget Management for Basic Blocks
The problem of delay budget management for CDFGs has two stages. First, the extra delay budget (timing constraint relaxation) has to be assigned to each node of the graph (basic block). Subsequently, it has to be 
to the application's expected delay. distributed onto functional units inside the basic block to improve design utility. In this section, we discuss the problem of intra basic block delay budgeting, and its connection with the problem formulated in Section 5. We leverage the existing techniques for basic block level time budgeting, and present properties of the problem that allow us to quickly and efficiently determine the appropriate weights for each basic block (vector w in Section 5).
The execution model for the data flow graph (DFG) of each basic block is different from the CDFG model we presented for soft realtime applications (Figure 1) . Specifically, all of the execution traces of a DFG are activated at runtime and therefore, all of them have to meet the timing constraint. Existing techniques offer polynomial-time algorithms to maximize the total delay budget assigned to operations of a DFG under delay constraints [19, 7] . The most efficient existing technique, converts the problem into a weighted edge budgeting instance, and injects delay units onto selected edges, until all of the edges become critical.
Incremental Time Budgeting for Basic Blocks
The timing constraint for each basic block cannot be less than its critical path. The weight assigned to each basic block (vector w in Section 5) determines its potential for utilizing additional units of relaxation in its timing constraint. Ideally, we would like the weight to be an easyto-calculate function of DFG's structure. In this subsection, we use an existing optimal method for edge budgeting on DFGs to determine the weight vector, w, for basic blocks. Formally, a data flow graph H(V, E) is a directed acyclic graph. Assume that two dummy nodes called super input (SI) and super output (SO) are connected to the primary inputs and primary outputs of H to make it single input/output. We can state the following [19] :
Definitions: A subset of edges of H, is called a cut if and only if every SI to SO path contains exactly one edge of the set (Figure 4 ). 
Fig. 5: Maximum total slow down of basic block operations
Note that although finding the maximum (weighted) independent set of an arbitrary graph is known to be NP-complete, it can be solved in polynomial time for transitive graphs [6] .
Definitions: Let Gain = OPT (H, T ) denote the maximum amount of weighted delay budget that can be added to the edges of data flow graph H under timing constraint T . Let Graph H b be the new data flow graph that is formed by adding the delay budgets to the edges of H. Hence, H b has the same structure as H, however the delay of its edges are different.
There is a polynomial combinatorial algorithm for determining Gain = OPT (H, T ) and H b [19] , however we are not concerned with the algorithm details and treat it as a black box here.
Lemma 3. For a given instance of the weighted edge budgeting problem with critical path equal to T :
Lemma 3 states that if the timing constraint T is increased by Δ T , we do not need to recalculate the solution from scratch. It provides an optimal incremental method to extend the solution under timing constraint T , to another solution under timing constraint T + Δ T . To extend the solution, more specifically, the budget of the edges that form a weighted-max-cut (a cut with the maximum weight) will be increased by Δ T . Such edges correspond to the maximum weighted independent set (MWIS) in the transitive intersection graph of the problem instance (Figure 4) . Therefore, incremental calculation of the edge delay budgets for various values of timing constraint can be performed quite rapidly.
Caution has to be taken when applying delay budget to MWIS of a problem instance. Although MWIS can be used to augment an existing solution under timing constraint T to T + Δ T , it cannot correctly solve the instance for T . Previous work has discussed and investigated this issue [2] . [6] .
Corollary 4. The maximum total delay budget that can be added to the edges of a DFG H under timing constraint, is a linear function of the timing constraint. Namely: OPT (H, T ) = OPT (H, T ) + (T − T ) | MW IS(H * t ) | T ≥ T In other words, the gain vs. timing constraint graph, is a line with slope of | MW IS(H
In summary, the linear increase of the maximum total weighted delay budget with the timing relaxation for each basic block, provides a fast, accurate method to determine the delay vector, d, and the weight vector, w, for the original problem (delay budgeting for soft realtime applications). Once the original problem is solved and timing constraints for basic blocks are determined (d i + b i ), existing basic block level techniques can be utilized to assign the delay budget to operations.
Timing Budget Management for CDFGs
In this section, we reformulate the CDFG time budgeting problem and present our solution. Note that vectors d, w, p (node probabilities) can be determined using polynomial efficient algorithms from problem structure and characteristics of the operations in the library (Sections 6 and 7). The problem of timing budget management for CDFGs presented in Section 5 is equivalent to the following problem:
Given G(V, E), a library of functional units for implementing operations in G, vector p for edges, and an expected delay constraint D max , and determined (using aforementioned techniques) vectors d, w and p for nodes; The objective is to determine an integer delay budget b i for each v i that maximizes ∑ w i .b i subject to meeting the expected delay constraint of the application. The constraint is Interestingly, the problem is transformed into maximizing a linear expression of budget variables, under the constraint of another linear expression of budget variables. For arbitrary G, D max , and edge p vector, the coefficients of the linear expressions (w and node p vectors) are arbitrary. Therefore, the problem is equivalent to the general integer knapsack problem, which is proved to be NP-complete [8] . Hence, standard dynamic programming solutions with pseudo polynomial complexity (with respect to timing constraint), and strongly polynomial ε-approximation algorithms are both applicable to the problem at hand [8, 21] . For real life CAD problems with practical graph size, and timing constraints, exact pseudo polynomial algorithms reflect reasonable performance. For example, integer linear programming (ILP) only took 0.06 second on an ordinary PC to solve our largest problem instance. Section 9 discusses the details of our experience in practice.
After solving the problem and determining the vector b, each basic block is assigned a local timing constraint, namely, basic block i is assigned the timing constraint d i + b i . Then, the existing DFG-based timing budget management algorithm [19] can be applied to all of the basic blocks to assign delay budgets to the operations in each DFG. The delay budget of an operation allows optimization of the operation, or smart selection of the operation from the given library.
Experimental Results
We utilize our delay budgeting technique during core-based synthesis of application CDFGs. Figure 6 illustrates our synthesis flow for mapping the applications to an FPGA device. We implemented the aforementioned probabilistic time budgeting algorithm to evaluate its impact on data-path energy dissipation and area. We compare its effectiveness against max-budgeting, a pessimistic optimal competitor (optimal under hard realtime constraint), and not performing delay budgeting. These algorithms correspond to the three application to analysis paths in Figure 6 . We extract the application control data flow graphs (CDFG) from MediaBench [4] test suite using SUIF compiler [15] and Machine-suif [13] . To locate the computation kernel of each application, we apply call graph profiling on MediaBench to estimate the time spent in each sub-program of the application. Based on the the call graph profiling results and the CDFG structure of each subprogram, we choose ten functions as testbenches of our experiments. The testbenches are profiled to compute the edge probabilities required to perform probabilistic time budgeting. Note that the MediaBench is comprised of multi-media applications, which cope with our intensity, periodicity, loss-tolerance, and content-sensitivity assumptions quite well (Section 4). The characteristics of benchmarks are shown in Table 1 . For experimentation purpose, we assumed that all of the operands are 8-bit wide. Furthermore, we assumed that the timing constraint for each application is equal to its critical path latency. For probabilistic budgeting, timing is treated as a soft constraint, and the application's expected latency is guaranteed not to exceed the timing constraint. However, for max budgeting, which performs worst case analysis, the timing constraint is met for all of the input samples. We used Xilinx CoreGen [10] to generate parameterized hardware modules (cores) with different latencies. Xilinx synthesis (XST) and placement and routing tools [10] are used in our flow to implement the designs and measure their area requirement. Xilnx XPower tool is utilized for power estimation. Our target platform is XCV3200V from Xilinx VirtexE FPGA series. We characterized the area variations of the CoreGen library modules with respect to their latency. Figure 7 demonstrates the area characteristic of the CoreGen sequential multiplier cores. In our experiment, we assigned the timing budget only to multipliers of the application CDFG, because CoreGen shifting, addition and subtraction cores implement latency variation by inserting registers and pipelining the operation, which increases their area. We also synthesize multiplexers to implement functional unit input sharing [20] . The multiplexers are not targeted for delay budget assignment in our experiments.
For further efficiency of the budgeting policies, we impose the upper bound of two times the critical path on the delay relaxation of each basic block. This prevents the assignment of large delay relaxation to a few basic blocks, and provides a rather fair distribution of delay budget over them. Multipliers are the only candidates for intra basic block delay budgeting. Therefore, they are assigned the weight 1, while every other operation has the weight 0 for determining the maximum weighted independent set (MWIS) of basic blocks.
Our experiment results are summarized in Table 2 . For each benchmark, the design area in LUT and slice count, the energy dissipation in nanojoule, total delay budget (∑ b i ) and the number of basic blocks The applications timing constraint are equal to their corresponding critical path latency. Our results highlight that total delay budget correlates well with design utility (energy and area in our study). It also shows that probabilistic budgeting always outperforms the other two competitors. On Average, we improve the energy consumption by 20.3% and 13.8%, and the area requirement (LUT count) by 18.9% and 10.4% compared to not using budgeting or using the maximum budgeting, respectively.
Unlike maximum budgeting (optimal under hard timing constraint), probabilistic budgeting assigns the delay budget to basic blocks based on the characteristics of control flow. The associated cost is occasional timing violation for infrequent input data patterns, which would sporadically hinder the realtime quality. Assuming this cost is tolerable for soft realtime applications, probabilistic budget assignment approach consistently outperforms the other two competitors.
Similar to other delay budgeting algorithms, the topology and connectivity of the applications CDFG affect the effectiveness of probabilistic budgeting. However, unlike other competitors the control flow behavior of the application can either provide additional opportunity, or limit the performance of probabilistic budgeting. For example, there is a small difference between the area associated with the two algorithms for reference-idct. This is mainly attributed to the fact that control flow structure visits all of the basic blocks with multiplier operations in most of the execution traces.
